Abstract-This paper presents a new structure for a six-port reflectometer which due to its simplicity can be implemented very easily in monolithic microwave integrated-circuit (MMIC) technology. It uses nonmatched diode detectors with a high input impedance which are placed around a phase shifter in conjunction with a power divider for the reference detector. The circuit has been fabricated using the F20 GaAs process of the GEC-Marconi foundry and operates between 1.3 GHz and 3.0 GHz.
I. INTRODUCTION
T HE SIX-PORT reflectometer (SPR) [1] is a passive linear device which measures the complex reflection coefficient of a device under test (DUT), using four power readings, followed by a mathematical treatment of the data. As the structure of an SPR is usually much simpler than that of a traditional network analyzer, it is a good candidate for integration.
There have already been some approaches to realize an SPR in MMIC technology. One possibility is to use traditional structures and to replace transmission lines which would be too long for integration by equivalent lumped-element circuits [2] . In general, this approach results in a rather narrow operating bandwidth of the device. Another possibility is to use an essentially resistive structure [3] . The resulting circuit operates over a fairly large bandwidth but shows considerable losses.
The structure presented here is a compromise between these two extremes. It has a medium-range operating bandwidth of typically one to two octaves and a relatively low attenuation of about (6 to 10) dB between the power source and the measurement port. It also has a low sensitivity to fabrication tolerances of element values, these tolerances being often relatively high in MMIC technology. The circuit is very simple and consists of only few elements, a fact which facilitates greatly its monolithic integration.
II. THE SIX-PORT EQUATIONS
SPR's are linear devices which are usually designed in a way that the power detected at the so-called reference port (here called port 3) depends (in an ideal case) only on the Manuscript received June 20, 1996; revised October 1, 1996. F. Wiedmann is supported by a grant from the Gottlieb Daimler-und Karl Benz-Stiftung.
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power wave emerging from the measurement port (here called port 2), which is proportional to the power provided by the source connected to port 1. At the remaining ports 4 to 6, one measures the powers to of three different linear combinations of the wave which is emerging from the measurement port 2 and the wave which is incident on this port. If and ( ) are the coefficients of these linear combinations and is the proportionality factor between and the wave measured by the reference detector at port 3, one obtains the following equations for the power ratios :
(1)
With the definition (2) and the reflection coefficient 
It can be seen from (4) that is given by the intersection of three circles. The centers of these circles are the points and their radius is proportional to the ratios of the powers measured by the detectors. For an accurate determination of the intersection point , the points must not approach each other too much. This condition generally determines the operating bandwidth of an SPR. Fig. 1 shows the structure of the new SPR. It consists of a power divider which leads a part of the incident power from the source at port 1 to the matched reference detector at port 3, followed by a phase shifter which is surrounded by three nonmatched diode detectors , , and , which all present a high input impedance.
III. PRESENTATION OF THE NEW STRUCTURE
In the ideal case where the power divider and the phase shifter are perfectly matched and the input impedance of the power detectors is infinite, the coefficients and can be 0018-9456/97$10.00 © 1997 IEEE written as a function of the phase shift introduced by the phase shifter (5) Using (2), we obtain the following values for the points
The absolute value of the points equals one and their phases are , 180 , and 180 , respectively. The optimum value for is 60 where the phase difference between each two points equals 120 . Nevertheless, the circuit can be used for a range of between 20 and 140 , corresponding to a phase difference between the points of at least 40 . The importance of this SPR design is that the three detectors , , and with their high input impedance are working as voltage probes which ideally have no, and in reality have very little, influence on the other parts of the circuit. This structure is very well suited for MMIC technology as the diode detectors generally employed there usually present a high input impedance anyway. Adapting these diode detectors to a lower impedance (e.g., 50 ) as it would be necessary in other SPR designs often requires resistive elements if a larger range of frequencies is to be covered (cf., [2] ). The power dissipated in these resistive elements is effectively lost, a problem which is avoided by the structure presented here which uses the high input impedance of the diode detectors advantageously. Fig. 2 shows the layout of the new SPR in MMIC technology. The circuit has been fabricated within the EUROCHIP project using the F20 GaAs process of GEC-Marconi and has a surface of m m. For the power divider, which can be seen in the layout at the top on the left, the resistive structure shown in Fig. 3 [3] (which is similar to a Wheatstone bridge) was chosen because of its ideally unlimited bandwidth. It may be shown that under the condition , the scattering matrix of the divider with respect to is given by (7) i.e., all three ports are matched and ports 2 and 3 are isolated from each other. To obtain an equal power splitting, we chose , resulting in an attenuation of 6 dB in each of the two branches, 3 dB more than for a lossless power divider but perfectly frequency independent.
IV. REALIZATION IN MMIC TECHNOLOGY
The phase shifter, which is situated at the top in the middle, is a simple low-pass circuit consisting of two series inductors and a capacitor to ground. It has been designed to have a characteristic impedance of 50 and a phase shift of 60 at 1.8 GHz.
The diode detectors are placed in the lower part of the circuit. Together, they occupy more than half of the chip's surface. There are five of them, one detector has been added for testing purposes and as a reference for differential mea- surements, which provides some degree of temperature compensation. None of the inputs of the detectors and are connected to the circuit ground (see Fig. 1 ), this is why the structure shown in Fig. 4 [4] was used for the diode detectors. The two capacitors and at the input serve to isolate the SPR from the direct currents present in the detector. The capacitor and the resistor form a low-pass filter at the output, and the resistors and serve to isolate the HF signal in the SPR from the detector ground. In order to obtain sufficient sensitivity, the diodes have to be biased by an external voltage source . The input resistance of the power detectors is high enough so that they have a small influence on the behavior of the circuit and they only cause some additional attenuation. Before fabrication, the circuit had been simulated and optimized, using the complete models for the different components as they were provided by the foundry and thus taking into account effects such as parasitic capacitances, transmission line loss, etc.
It was also confirmed by simulation that fabrication tolerances, which may be of the order of 10% to 15% for resistors and capacitors realized in MMIC technology, do not significantly affect the characteristics of the SPR. These variations of the component values may cause a reduced directivity of the power divider or a change in the phase shift and the characteristic impedance of the phase shifter, but these changes are not very large and only influence weakly the important characteristics of the SPR such as the relative position of the points or the transmission from port 1 to port 2.
V. MEASUREMENT RESULTS
The fabricated circuit was examined with an on-wafer measurement system. Attenuation between ports 1 and 2 was 6.9 dB at 1.3 GHz, rising to 9.5 dB at 3.0 GHz due to the low-pass structure of the phase shifter.
The SPR was calibrated using Engen's six-port to four-port reduction algorithm [5] and a modified version of Stumper's method [6] for finding the initial estimates needed for this algorithm. The calibration of the resulting virtual four-port was then done using three known loads (open, short, and match). The integrated diode detectors were linearized at 2.0 GHz by the method described in [7] , which requires neither a reference power meter nor a repeatable attenuation step, using the correction function given in [8] .
Fig . 5 shows the measured, absolute values of the points , they are all situated between 1.0 and 2.1. The absolute values are all larger than the ideal value 1.0 because of additional attenuation between the power detectors and the port 2 of the SPR where the DUT is connected. This attenuation is mainly due to loss in the inductors and the transmission lines and at higher frequencies also to the low-pass structure of the phase shifter. The effect is strongest for the point corresponding to the detector , which has the largest distance from the measurement port 2. Fig. 6 shows the measured phase differences between the points . They are near to the optimum value of 120 between 1.4 GHz and 2.4 GHz, after which they decrease down to a value of about 30 at 3.0 GHz, due to the phase shift of the phase shifter which increases with frequency.
To evaluate the performance of the new SPR, the reflection coefficients measured with the new SPR were compared to the reflection coefficients measured with a commercial network analyzer. The maximum absolute difference between any two values was 0.02 between 1.6 GHz and 2.6 GHz and 0.04 between 1.3 GHz and 3.0 GHz for loads distributed over the whole Smith chart (transmission lines of different lengths, open and shorted, and in series with (3, 6 , and 10) dB attenuators). Fig. 7 shows as an example the measurements made at 1.8 GHz, where the positions of the points can be seen to be virtually identical.
VI. CONCLUSION
A new simple structure for a six-port reflectometer has been presented which uses nonmatched diode detectors and is well adapted for implementation in MMIC technology. It has an operating bandwidth of typically one to two octaves, a relatively low attenuation between the power source and the measurement port and a low sensitivity to fabrication tolerances of element values.
A MMIC circuit using this structure has been fabricated using the F20 GaAs process of the GEC-Marconi foundry. It operates between 1.3 GHz and 3.0 GHz, and comparison with a commercial network analyzer shows a maximum deviation of 0.02 between 1.6 GHz and 2.6 GHz and of 0.04 between 1.3 GHz and 3.0 GHz for test loads distributed over the whole Smith chart.
